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Abstract – In this paper, a new zero voltage transition 
(ZVT) bridgeless PFC converter with high power factor 
and high efficiency is presented. The proposed converter 
has not any extra voltage stresses on semiconductor 
elements. Main switches of the converter are switched 
under zero voltage (ZV) condition. Also the auxiliary 
switch is turned on under zero current (ZC) and turned 
off under zero voltage and current (ZVZC) condition. 
Due to use of bridgeless topology and soft switching 
technique simultaneously the converter's efficiency is 
higher than conventional counterpart. Also the proposed 
converter does not need the float gate driver. The 
operation of proposed converter is analyzed 
theoretically and the operation modes are presented. 
The design considerations are explained by a design 
example. The proposed converter is simulated by PSIM 
software to show the validity of theoretical analysis. The 
simulation results are compared with theoretical 
waveforms. The efficiency of simulation in ORCAD 
software shows 2% improvement in comparison with 
conventional PFC boost converter. 
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I.  INTRODUCTION  
Nowadays, 3rd, 5th and 7th harmonics pollution is 
one of the most important problems in power 
networks. These harmonics are increased because of 
the nonlinear loads connection to the power networks. 
Input rectifier of electronic devices is important and 
used widely in nonlinear loads. These harmonics cause 
some problems such as heating transformers, 
increasing parallel capacitors current, deterioration of 
the voltage waveform and etc [1]. To solve the above 
mentioned problems, the power factor correction 
(PFC) converters are used in the input of rectifiers. 
Therefore, the conduction losses are increased in 
comparison with conventional rectifier because; in the 
PFC converters a boost converter is used after the 
input rectifier [2]. In this literature, various methods 
for reducing conduction losses such as bridgeless PFC 
converters, single-stage PFC converters are presented 
[3]-[4]. The advantage of using bridgeless PFC in 
converters is the application of these converters in the 
devices that requires a dc link. For further increasing 
of the efficiency, soft switching techniques such as 
zero current transition (ZCT), zero voltage 
transition(ZVT) and zero current zero voltage 
transition (ZCZVT) are used [5]-[6]. So by reducing 
conduction losses due to the using bridgeless PFC in 
converter and reduce switching losses due to the using 
soft switching techniques, it is possible to achieve 
maximum efficiency [7]. To reduce the size and 
weight of converter, the switching frequency must be 
increased, so the use of the MOSFET switches are 
inevitable. Because of the turn on MOSFET capacitive 
losses problem, ZV soft switching techniques are used. 
The ZVT bridgeless PFC converters that were 
presented in previously published papers have some 
problems. In [8], the auxiliary switch turning off is 
hard. A floating gate driver is needed for the auxiliary 
switch in [9]. The voltage and current stresses on 
auxiliary circuit are high in [10]. In [11] Cs1 is used to 
provide ZVS condition for turning off S1 instantly. It 
causes increasing the conduction losses. 
 In this paper a new ZVT bridgeless PFC converter 
is proposed to solve mentioned problems. In 
comparison with [11] the using of Cb1 and Cb2 in the 
proposed converter causes that this energy discharge 
completely into the output and thus the effective 
switch current and conduction losses are decreased. 
Furthermore the complexity of driver is reduced 
because it does not need to float gate driver. The 
voltage stresses in the auxiliary circuit are low. In the 
next section, the proposed converter is introduced and 
theoretical analysis is presented. Section III presents 
design considerations and controller block diagram of 
the converter. The section IV presents the simulation 
of proposed converter by designed elements in section 
III. These results are compared with theoretical 
analysis and the accuracy of the theoretical analysis is 
examined. 
II. PROPOSING PFC CONVERTER AND 
THEORETICAL DESCRIPTION 
The proposed bridgeless PFC converter is shown 
in Fig. 1. The auxiliary circuit elements of proposed 
converter are shown in the dotted box. The other 
elements include a bridgeless PFC converter which 
consists of the two boost converter for two half line 
cycle. The auxiliary circuit provides soft switching 
condition for all of the semiconductor elements. The 
operation of proposed converter in both half line 
cycles is similar. Therefore, the proposed converter is 
analyzed in one switching cycle in positive half line. 
Assuming the proposed converter operates in steady 
state and continuous conduction mode (CCM). Also 
the input current and output voltage ripple in a 
switching cycle is ignored. Thus input inductor and 
output capacitor considered as ideal DC current and 
voltage source respectively in a switching cycle. Also 
for theoretical analysis all of the elements considered 
 as ideal. The converter in a switching cycle has eight 
modes. Before the first mode all semiconductor 
elements except D1 and body diode of S2 are off. So 
the converter operation is like transmitting energy to 
the output in the conventional boost converter. Also 
initial voltage of capacitors Cs1 and Cb2 are Vo and 
initial voltage of capacitor Cb1 is zero. 
 
Figure 1.   proposed ZVT bridgeless PFC converter 
Mode 1 [t0<t<t1] (Fig. 3(a)): 
This mode starts with turning on Sa under zero 
current switching (ZCS) condition. When Sa is turned 
on a resonance occurs between Cr and Lr. At the end of 
this mode, the resonant current (ILr) will increased to 
reaches the input current (Iin). Therefore in this time 
the D1 current reaches zero and it turns off under 
ZVZCS condition. The resonant inductor current ILr 
and resonant capacitor voltage Vcr are presented as 
following: 
 ܫ௅௥ = ( ௢ܸ − ஼ܸ௥଴). sin(߱௥ଵ. ݐ) (1) 
 ஼ܸ௥ = ( ஼ܸ௥଴ − ௢ܸ). cos(߱௥ଵ. ݐ) (2) 
Where VCr0 is initial capacitor voltage before the 
first mode and ߱௥ଵ = ଵඥ௅ೝ.஼ೝ 
Mode 2 [t1<t<t2](Fig. 3(b)): 
In this mode Cs1 and Cb2 begin to discharge in the 
auxiliary circuit. The ILr continues to increase. When 
Cs1 and Cb2 are fully discharged, this mode is finished. 
Equations in this mode thus presented: 
 ܫ௅௥ = 	ܣ. cos(߱௥ଶ. ݐ) +ܤ. sin(߱௥ଶ. ݐ) + ܫ௅௥. ஼ೝమ஼೛మ (3) 
 
௖ܸ௦ଵ = ( ஻஼ೞభ . cos(߱௥ଶ. ݐ) −
஺
஼ೝ . sin(߱௥ଶ. ݐ)
+ܫ௅௥ଵ. ஼ೞభି஼ೝ஼ೞభమ . ݐ + ௢ܸ −
஻
஼ೞభ
 (4) 
Where ܥ௣ଶ = ܥ௦ଵ + ܥ௕ଶ , ܥ௥ଶ = ஼೛మ.஼ೝ஼೛మା஼ೝ , ߱௥ଵ =ଵ
ඥ௅ೝ.஼ೝమ , 	ܣ = ܫ௜௡.
஼ೝమ
஼ೝ , 	ܤ =
௏೚ି௏಴ೝభ
ఠೝమ.௅ೝ , ILr1=ILr(t1) and 
VCr1=VCr(t1) 
Mode 3 [t2<t<t3](Fig. 3(c)): 
This mode is started by turning on D4 and body 
diode of S1. Therefore S1 can be turned on under zero 
voltage zero current switching (ZVZCS) condition. 
Thus inductor current decreases until it reaches Iin. 
Equations in this mode are presented: 
 ܫ௅௥ = ܫ௅௥ଶ. cos(߱௥ଷ. ݐ) − ௏೎ೝమఠೝయ.௅ೝ . sin(߱௥ଷ. ݐ) (5) 
Where	߱௥ଷ = ଵඥ௅ೝ.஼ೝ, ILr2=ILr(t2) and VCr2=VCr(t2) 
Mode 4 [t3<t<t4](Fig. 3(d)): 
Decreasing of the Lr current continues until it 
reaches Iin. Therefore in this mode Iin-ILr flow through 
S1. This mode last until Lr current reaches zero value. 
Equations in this mode are presented as following:  
 ܫ௅௥ = ܫ௅௥ଷ. cos(߱௥ସ. ݐ) − ௏೎ೝయఠೝర.௅ೝ . sin(߱௥ସ. ݐ) (6) 
Where ߱௥ସ = ଵඥ௅ೝ.஼ೝ, ILr3=ILr(t3) and VCr3=VCr(t3) 
Mode 5 [t4<t<t5](Fig. 3(e)): 
In this mode ILr is reversed and the body diode of 
Sa is turned on. Therefore Sa can be turned off at 
ZVZCS condition. In this mode D4, D5 are turned off 
and Cb1, Cb2 starts to charge to reach the output voltage 
to (Vo). When it reaches Vo, D2 is turned on and clamp 
the voltage at Vo. This mode is finished by discharging 
of the Lr completely. In this mode the following 
equations are obtained: 
 ܫ௅௥ = −(ܥ௥ହ. ߱௥ହ. ௖ܸ௥ସ. sin(߱௥ହ. ݐ))  (7) 
Where ܥ௣ହ = ܥ௕ଵ + ܥ௕ଶ , ܥ௥ହ = ஼೛ఱ.஼ೝ஼೛ఱା஼ೝ  , ߱௥ହ =ଵ
ඥ௅ೝ.஼ೝఱ, ILr4=ILr(t4), VCr4=VCr(t4) 
Mode 6 [t5<t<t6] (Fig. 3(f)): 
In this mode S1 current is equal to Iin, and 
converter operates like a conventional boost converter. 
The input inductor (Lin) is charged linearly. The 
duration of this mode is determined by the controller. 
Mode 7 [t6<t<t7] (Fig. 3(g)): 
This mode is started by turning off S1 under zero 
voltage switching (ZVS) condition. In this time, Cs1 
and Cb1 are charged and discharged respectively and 
transmit energy through the D2 at the output. This 
mode is finished by reaching Vcs1 at the output voltage 
and Cb1 completely discharging. In this mode Vcs1 is: 
 ௖ܸ௦ଵ = ூ೔೙஼ೝళ . ݐ (8) 
Where ܥ௥଻ = ܥ௕ଵ + ܥ௦ଵ 
Mode 8: [t7<t<t8] (Fig. 3(h)): 
D2 is turned off and D1 is turned on when Cb1 is 
completely discharged, this mode is like power 
transfer to the output in the conventional boost 
converter. This mode last until next switching cycle. 
III. DESIGN CONSIDERATIONS 
The design considerations are presented in four 
sections and are given as following: 
1- Auxiliary circuit elements ( Lr, Cr):. 
Resonant inductor must be large enough to reduce 
di/dt of the switch and diode. In the other hand, if the 
value is selected too high, the conduction losses are 
increased. So the above requirements must be 
considered to select resonant inductor. By selecting the 
turning off duration of the D1 six times greater than trr, 
following equation is obtained to calculate Lr. 
 L୰ = ଺∗୲౨౨∗୚౦౛౗ౡ_౩౗୍౟౤ =
଺∗଺଴୬ୱ∗(଴.଻∗ଷ଼଴)
ଶ = 4.8	μH (9) 
 To provide soft switching condition for 
semiconductor elements, Cb1,Cb2 and Cr are calculated 
(by assuming Zr=15Ω, K=6) 
 C୰ = ୐౨(୞౨)మ =
ସ.଼	ஜୌ
(ଵହ)మ = 21.3	nF (10) 
 Cୠଵ = Cୠଶ = େ౨୏ =
ଶଵ.ଷ	୬୊
଺ = 3.55	nF (11) 
 
Figure 2.  Theoretical waveform of proposed bridgeless PFC 
converter. 
2- Selection of switches: 
The peak voltage on the all switches is equal to: 
 Vs1,s2,sa max= Vo max  (12) 
Also the peak current that through on the switches 
is presented as the following: 
 Is1,2 max = Iin max+∆ILin/2 (13) 
 Ιsa max =	 ௏୭௓ೝమ (14) 
Where ܼ௥ଶ = ට ௅ೝ஼ೝమ 
3- Selection of diodes: 
The peak voltage and current of diodes are 
presented as the following: 
 VD1,D2,D3  max = Vo max (15) 
 ID1,D3 max = Iin max (16) 
4- Control circuit:  
The controller of proposed PFC rectifier is similar 
to conventional PFC rectifier except two monostable 
and one XOR gate. These elements can be added to 
any conventional controller to provide auxiliary switch 
gate signal. The block diagram of controller is shown 
in Fig. 4. For simplicity, the peak current control is 
used.  
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Figure 3.  The equivalent circuit models. 
 
Figure 4.  Block diagram of Control circuit  
IV. .SIMULATION RESULTS 
Based on previous section the proposed converter 
is designed for Vin= 310 vrms, Vo= 380 vdc, Po= 200 W 
and Fswitching= 100 kHz. According to the design 
considerations, the circuit element values are Lr= 5 
μH, Cr= 22.5 nF, Cb1=Cb2= 3.5 nF, Lin= 500 μH, Co= 
1000 μF. In this section, the converter is simulated by 
Power Simulator (PSIM) software. Fig. 5(a) shows 
the input current and voltage simultaneously. This 
shows that the input current and voltage are in phase 
and the average of input current is sinusoidal. The 
harmonics of input current is shown in Fig. 5(b). It 
can be seen from this figure that this converter can 
easily satisfy the IEC-61000-3-2 electromagnetic 
compatibility standard. Fig. 6(a) and (b) show the 
current and voltage waveforms of the main switch 
(S1) and main diode (D1) respectively. Fig. 6(a) 
shows the main switch is turned on under ZVZC 
condition and turned off under ZV condition. The 
main diode turns off under ZVZC condition and turns 
on under ZV condition as it is shown in Fig. 6(b). All 
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 of the simulation results that are presented in this 
section confirm the theoretical analysis. For the 
efficiency comparison between proposed converter 
and conventional bridgeless boost PFC circuit, the 
proposed converter and conventional one are 
simulated in OrCAD software. The measured 
efficiency in different output power is shown in Fig. 
7. The proposed converter improved the efficiency in 
nominal output power by 2%. 
 
Figure 5.  (a) Input Voltage and Current waveform, (b) Input current harmonic. 
 
Figure 6.  (a)Voltage and Current waveform of main switch, (b) voltage and current waveform of main diode. 
 
Figure 7.  Efficiency comparison. 
V. CONCLUSIONS 
In this paper a bridgeless ZVT PFC converter 
proposed and analyzed. In comparison to other soft 
switching PFC converters, the proposed PFC converter 
has advantages such as using fewer elements, 
providing soft switching conditions for all switches. 
Furthermore conduction losses in this converter are 
low, due to completely discharge of the Cb1 capacitor 
in the output and using bridgeless topology. Also due 
to providing soft switching condition for all 
semiconductor elements, the switching losses are 
reduced. The proposed converter is analyzed. The 
simulation results confirm the theoretical analysis. The 
design procedure with a design example was 
presented. The simulation shows 2% improvement in 
comparison with conventional one. Also the input 
current is sinusoidal and the power factor is near unity. 
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